

# FPGA based RTMiL analysis of variable reluctance machines for EV applications

**Mircea Ruba, Nagy Hunor, Claudia Martis**


Technical University of Cluj-Napoca, Romania

## Introduction

- Motivation:
  - Using wise tools for aided design, testing and control
  - Necessity to pass from PC simulations to Real-Time simulations
  - Take advantage of the NI-FPGA platforms
  - Construction of RTMiL simulators for realistic analysis


<http://12ep.univ-lille1.fr/hil2016/>

## Development process




<http://12ep.univ-lille1.fr/hil2016/>

## Development process



<http://12ep.univ-lille1.fr/hil2016/>

## Development process



<http://12ep.univ-lille1.fr/hil2016/>

## The SRM in study

$$R_s = 0.01 \Omega$$

$$J = 0.006 \text{ kg} \cdot \text{m}^2 \quad B = 0.003 \text{ N} \cdot \text{m} \cdot \text{s}$$

DC link voltage

$$U_{DC} = 24 \text{ V}$$

RMS current

$$I = 80 \text{ A}$$

Output power

$$P_{2N} = 1.2 \text{ kW}$$

Rated torque

$$T = 3.4 \text{ Nm}$$

Rated speed





$$n_N = 3400 \text{ rpm}$$

Number of stator poles

$$8$$

Number of rotor poles

$$6$$





## The SRM's simulation model

- Hybrid model:
  - Voltage and mechanical equation


$$\Psi = \int (u - R_f \cdot i) \cdot dt \quad T_e = J \frac{d\omega_m}{dt} + B\omega + T_L$$

- Flux and torque versus current and rotor position look-up-tables (LUT)



## SRM Drive modelling in LV FPGA

- The general scheme of the drive (machine, converter and controller)





<http://l2ep.univ-lille1.fr/hil2016/>


# SRM Drive modelling in LV FPGA

- LUT data management

	$\psi_1$	$\psi_2$	$\psi_3$
$\theta_1$	$I_{11}$	$I_{12}$	$I_{13}$
$\theta_2$	$I_{21}$	$I_{22}$	$I_{23}$
$\theta_3$	$I_{31}$	$I_{32}$	$I_{33}$





$\theta_1$	$\theta_2$	$\theta_3$	$\theta_1$	$\theta_2$	$\theta_3$	$\theta_1$	$\theta_2$	$\theta_3$
$I_{11}$	$I_{21}$	$I_{31}$	$I_{12}$	$I_{22}$	$I_{32}$	$I_{13}$	$I_{23}$	$I_{33}$
$\psi_1$			$\psi_2$			$\psi_3$		



# SRM Drive modelling in LV FPGA


## Hysteresis current controller

- ON condition ( $V_{ph}=V_{dc}$ )
- 0 condition ( $V_{ph}=0$ )
- OFF condition ( $V_{ph}=-V_{dc}$ )



# SRM Drive modelling in LV FPGA


- Treating velocity and position



<http://l2ep.univ-lille1.fr/hil2016/>

# SRM Drive modelling in LV FPGA

- The main program in LV FPGA





- 100kHz sampling
- 10us step
- Parallel computations



<http://l2ep.univ-lille1.fr/hil2016/>

## SRM Drive modelling in LV FPGA

### ■ Results of FPGA analysis



■ 1000rpm 1Nm



1000rpm 4Nm





# The SyncREL in study

## Variable Reluctance Synchronous Machine

$$L_d=0.00244\text{H} \quad L_q=0.0006\text{H} \quad R_s=0.21\Omega$$

$$J=0.00332\text{kg}\cdot\text{m}^2 \quad B=0.00122\text{N}\cdot\text{m}\cdot\text{s}$$

DC link voltage	$U_{DC}=60\text{ V}$
RMS current	$I=27\text{ A}$
Output power	$P_{2N}=1.2\text{ k W}$
Rated torque	$T=3.4\text{ Nm}$
Rated speed	$n_N=2600\text{ rpm}$
Number of stator slots	30
Number of rotor barriers per pole	4



# The SyncREL mathematical model with control

The 3 phase machine is converted to 2 phase machine (Park transf.)

The mathematical model in DQ coordinates

$$\frac{di_d}{dt} = \frac{u_d - R_s i_d + \omega L_q i_q}{L_d}$$


$$\frac{di_q}{dt} = \frac{u_q - R_s i_q - \omega L_d i_d}{L_q}$$

$$T = p i_d i_q (L_d - L_q)$$


$$T = J \frac{d\Omega}{dt} + B\Omega + T_{rst}$$

The control strategy with Field Oriented Control (FOC) - Maximum Torque Per Ampere control (MTPAC)

$$i_d = i_q = \sqrt{\frac{T_{ref}}{p(L_d - L_q)}}$$




# The RTMiL model in LabView FPGA






## The RTMiL model in LabView FPGA



## The RTMiL model in LabView FPGA


- Two FPGAs are engaged NI-GPIC and Rseries
- The PC is used just as GUI via the RT of GPIC
- GPIC runs the FOC+MTPAC control
- Rseries runs the SyncREL model
- DIO and AIO communication



<http://12ep.univ-lille1.fr/hil2016/>





# The FPGA model of the SyncREL

Fixed Point (FXP) models are created



# The FPGA model of the FOC control


Fixed Point (FXP) models are created



<http://12ep.univ-lille1.fr/hil2016/>




## Experimental results of RTMiL platforms

- Rseries + GPIC for the main models
- Connection boxes for communication
- Two oscilloscopes for data acquisition and plotting









# Experimental results of RTMiL platforms

Testing PWM frequency, abc and DQ currents



# Experimental results of RTMiL platforms



## Conclusions

Complete RTMiL models of a SyncREL and SRM used for LEV designed and validated in FEA

- good accuracy
- deterministic calculations
- fast development speed
- safety

### Acknowledgement

This work was supported by a grant of Strengthening the Research potential of CAREESD in the field of Electromechanical Systems and Power Electronics for Sustainable Applications, ESPESA, 692224/2015 H2020-TWINning -2015.



**Thank you for your attention!**